# Code Optimization Dalibor Djukanovic

#### Generalities

This is an overview talk. But technical.

If you have specific questions/comments concerning code performance issues contact me <u>djukanov@uni-mainz.de</u>



Reminder: Fortnightly HPC seminar



16.03.23

www.hi-mainz.de

#### My Background

- Member of the Nuclear Theory Group
- Doing Calculations in:
  - Lattice QCD numerical (and symbolic)
  - EFT (mostly symbolic)
- Optimization interests:
  - Numerical: MonteCarlo, Analysis (Python, MMA)

16.03.23

Scientific Computing

- Symbolical: Feynman Diagram Calculations (FORM,MMA)
- Get results fast
- Not a performance architect:
  - Some of the thing I say might not even be wrong!



#### Contents - I

- Performance = Divide & Conquer
- Core Level Optimization: SIMD - Domain
   Optimize Code to use Oncore vector units
- Node Level Optimization:
   SIMT Domain
   Optimize Code to use threads working in parallel on data
- Application Level Optimization: Algorithmic Improvements, Avoiding Data Transfer, Hiding Latencies

#### Contents - II

- I will try to cover the following aspects:
  - How can you get the most out of a modern CPU
  - How do you know where your code spends most of the time
- Takeaways:
  - Be modest. 20x improvement will (probably) not happen.
  - Try to understand your codes performance ceiling and the bottlenecks.
  - Get used to tools (profilers, debuggers, ... ).

# Outline

- Performance Paradigms
- Profiling



Assembler Coding





•••	Ū	ම godbolt.org ඉතු ල	ı́± + 88
	[2107.07085]\$*3\$ vo	ume Apple iCloud Yahoo Bing Ylogin=ZXhSd4djhRPQ== Google Wikipedia Twitter Linkedin Yelp TripAdviso	r.
EXPLORER Add*	More *	Watch C++ Weekly to learn new C++ features * prs ABacktrace intel	Share - Policies 🔿 - Other -
C source #1 ×		x88-64 goc 11.3 (C, Editor #1, Compiler #1) & X	Cutput of x88-64 gcc 11.3 (Compiler #1) P 🕱 ×
A-B+-V C	•	x86-64 gcc 11.3 💌 🥝 -march=skylake -O4 -funroll-loops	- A - □ Wrap lines
<pre>D1 50(16=)]4(000;14=) 10 6(16=)]4(000;14=) 11 6(16=)]4(000;14=) 12 50(16=)]4(000;14=) 12 50(16=)]4(000;14=) 12 50(16=)]4(000;14=) 12 50(16=)]4(100;14=) 12 50(16=)]4(100;14=) 12 50(16=)]4(100;14=) 12 50(16=)]4(100;14=) 12 50(16=)]4(100;14</pre>	**) ;	A.*     O Outcl     Tranc     Binderse and an annument       50     some and an annument     Annument       51     some and annument     Annument       52     some and annument     Annument       53     some and annument     Annument       54     some and annument     Annument       55     some and annument     Annument       56     some and annument     Annument       57     voorded OutDo PTM (thu-64), some 1     Annument       58     call rand     annument       59     voorded OutDo PTM (thu-64), some 1     Annument       59     voorged some 1, some 1, some 1     Annument       50     out and     annument       51     some and annument     Annument       52     out annument     annument       53     some and annument     annument       54     annument     annument       55     some and annument     annument       56     some and and annument     annument       57     woorded Outdoor prin (thu-64), some 1     annument       58     annument     annument       59     some and and annument     annument       50     woorded Outdoor prin (thu-64), some 1       56     some and and a	sources in function "main": sources in function "main": 37   all=rem(1); 37   all=rem(1); 38 generation confar returned sources in function "main": sources in function "main": sources in function "main": Execution build complete returned Program returned; 0 22:61/755.00000 Tool 0.00001 meensis
	(47, 13)	C ■ Output (0/4) x88-64 gcc 11.3 i - cached (301208) ~7700 lives litered 🐸	
D Read the new cookie policy Compi	ler Explorer uses cooki	as and other related techs to serve you	📭 Don't consent 🔒 🖆 Consent



#### History of the CPU



- CPUs went multicore/vector
- RAM does not keep up



(von Neumann-Bottleneck)

Latency Hierarchies



16.03.23





www.hi-mainz.de

#### Many Core

- Performance gains through parallelism
  - Thread Level:
    - More cores running tasks in parallel
  - Core Level:
    - Execution units are vector machines
- Having one set of instructions and data we distinguish
  - SIMT: Single Instruction
     Multiple Threads
  - SIMD: Single Instruction
     Multiple Data



Institut Mainz



#### SIMD

- Vector Execution of Scalar Code
- Works on registers

# 

RO

R1

FRIEDRICH-

R2





#### SIMD

- Width of registers depend on CPU
  - 128 Bit SSE
  - 256 Bit AVX
  - 512 Bit AVX512
- Instruction set also depends on CPU
- Theoretical Peak (Himster2)

Intel(R) Xeon(R) Gold 6130 CPU @ 2.10GHz

16 (cores) x 8 (doubles in regs) x 2 (fma)
 x 2 (fma units) x 2.1 GHz = 1000 Gflops/s

#### • 2 Tflops per node

•	~ < >	🗊 🔒 intel.com 🔹 🕫 👌	€ Å +	+ 88				
		[2107.07085]\$^3\$ volume Apple iCloud Yahoo Bing ?login=ZXhSd4djhRPQ== Google Wikipedia Twitter LinkedIn Yelp TripAdvisor						
PRO	DUCTS SUPPORT	SOLUTIONS DEVELOPERS PARTNERS & B C Search Intelcon	1					
Intrinsics G	uide							
I@ I								
tei≊ i	ntrinsics (	Juide						
ated	Version							
072021	3.0.1							
	Instruction Set	The Intel® Intrinsics Guide contains reference information for Intel intrinsics, which provide access to Intel instructions such						
	□ MMX	as Intel® Streaming SIMD Extensions (Intel® SSE), Intel® Advanced Vector Extensions (Intel® AVX), and Intel® Advanced						
	SSE	Vector Extensions 2 (Intel® AVX2).						
	SSE2	<ul> <li>For information about how Intel compilers handle intrinsics, view the Intel<sup>®</sup> C++ Compiler Classic Developer Guide and</li> </ul>						
	🗆 SSE3	Reference .						
	SSSE3	<ul> <li>For questions about Intel intrinsics, visit the Intel<sup>®</sup> C++ Compiler board.</li> </ul>						
	SSE4.1							
	SSE4.2	vmovapd ×						
	AVX							
	- AVA2							
	AVX VNNI	MM_BROADCAST94_ENUM DC, INT NINT)						
	AVX-512							
	☐ KNC	void mm512 existore nd (void * mt. m512d v. MM DOWNCONV PD ENUM conv. int bint) vmevand						
	□ AMX	void mm512 mask existore pd (void * mt. mmask& k. m512d v. MM DOWNCONV PD ENUM vmovapd						
	SVML	conv, int hint)						
	🗆 Other	m128d mm mask load pd ( m128d src, mmask8 k, void const* mem addr) vmovapd	vmovapd					
	<b>6</b> -1	m128d mm_maskz_load_pd (_mmask8 k, void const* mem_addr) vmovapd						
	Application-Target	m256d mm256_load_pd (double const * mem_addr) vmovapd						
	Arithmetic	Synopsis						
	Bit Manipulation	n256d _mm256_load_pd (double const * men_addr)						
	🗆 Cast	<pre>#include <immintrin.h> Instruction: woward wmm. m256</immintrin.h></pre>						
	Compare	CPUID Flags: AVX						
	Convert	Description						
	Elementary Math Functions							
	General Support	aligned on a 32-byte boundary or a general-protection exception may be generated.						
	Load	Operation						
	Logical	dst[255:0] := NEM(men_addr+255:men_addr)						
	Mask Miscellaneour	dac[max1236] 1= 0						
	Move	Performance						
	OS-Targeted	Architecture Latency Throughout (CPI)						
	Probability/Statisti	ics relate 7 05						
	Random	Relate 7 0.5						
	Set	skytake / 0.5						
	Snift	Broadwell 1 0.5						



#### What to Expect?

- MogonII/HIMster2 still in Top500 List
- Pos 364
- R<sub>theo</sub> = 2800 Tflops
- R<sub>linpack</sub> = 1967 Tflops
- @ 657 kWatt
- 70 % of peak
   looks promising
- Linpack not very common work load

••• •	< >	0		a top500.or	g		<b>4</b> 0 Q	5 6			Ģ	÷ ک
		[2107.07085]\$^3\$ volume	Apple iCloud Yahoo Bing	?login=ZXhSd4djh	RPQ== Google	Wikipedia	Twitter	LinkedIn Ye	p TripAdvisor			
	359	Inspur NF5468M5, Xeon Gold 6146 1 V100, Infiniband EDR, <b>Inspur</b> Internet Service (S) <b>China</b>	2C 3.2GHz, NVIDIA Tesla	45,152	1,975.0	4,010.5						
	360	Inspur NF5468M5, Xeon Gold 6146 1 V100, 25G Ethernet, <b>Inspur</b> Service Provider T <b>China</b>	2C 3.2GHz, NVIDIA Tesla	45,152	1,975.0	4,010.5						
	361	Inspur NF5468M5, Xeon Gold 6146 1 V100, 25G Ethernet, <b>Inspur</b> Service Provider T <b>China</b>	2C 3.2GHz, NVIDIA Tesla	45,152	1,975.0	4,010.5						
	362	B3A - ThinkSystem C2397, Xeon Pla 100G Ethernet, Lenovo Software Company MIR Ireland	tinum 8280 28C 2.7GHz,	44,800	1,969.8	3,870.7						
	363	ThinkSystem C2397, Xeon Platinum Ethernet, Lenovo Software Company MUS United States	8280 28C 2.7GHz, 100G	44,800	1,969.8	3,870.7						
	364	Mogon II - NEC Cluster, Xeon Gold & MiriQuid Xeon E5-2630v4, Intel Omn Universitaet Mainz Germany	130 16C 2.16Hz, MEGWARE i-Path, NEC/MEGWARE	49,432	1,967.8	2,800.9	657					
	365	Biowulf - Apollo 2000 Gen 8/9, Xeon 2.4GHz, Infiniband FDR, HPE National Institutes of Health (NIH) United States	E5-2680v4/E5-2695v3 14C	66,304	1,966.1	2,491.4						
	366	Sugon TC6000, Xeon Gold 5118 12C NVIDIA Tesla V100, <b>Sugon</b> Energy Company <b>China</b>	2.3GHz, 25G Ethernet,	41,280	1,963.0	3,603.5	245					
	367	Sugon TC6000, Xeon Gold 6132 14C Telecom Company China	2.6GHz, 25G Ethernet, <b>Suga</b>	on 47,600	1,955.0	3,960.3	650					
	368	Sugon TC6000, Xeon Gold 6140 18C State Grid Corp <b>China</b>	2.3GHz, 10G Ethernet, Suge	on 53,280	1,952.0	3,921.4	570					
	369	Sugon TC6000, Xeon Gold 6130 16C IT Service Provider China	2.1GHz, 25G Ethernet, Sugo	on 58,112	1,934.0	3,905.1	630					
	370	Inspur NF5468M5, Xeon Gold 6132 1 V100, 25G Ethernet, <b>Inspur</b> Bank (J)	4C 2.6GHz, NVIDIA Tesla	51,504	1,928.0	4,618.0					_	

#### **Performance Models**

- Roofline Model
  - Assume perfect overlap of data transfer and ops
  - Latency is ignored
  - Count amount of "work" against "data"

<pre>for(i=0;i<num;i++)< pre=""></num;i++)<></pre>	Data: $2 \times 10ad + 1 \text{ store} = 24 \text{ byte}$ (30)
<pre>{     c[i]=x[i]+y[i]; }</pre>	Work: 1 x add = 1 Flop
}	Intensity: Work/Data = 1 Flop/24 B

- Roofline Model:
  - Take minimum of applicable Peak perf vs BW of slowest data path (suppose 190 Gbyte/s)
  - P<sub>roofline</sub> = min(2 x 1075.2 Gflops, 1/24 x 190 Gflops) = 8 Gflops < 1 % peak</li>



#### **Roofline Model**

- Ways to improve:
  - Increase Intensity Remember



Avoid slow paths
 Keep data in caches





#### **Roofline Model**

- Simple model tells you "speed of light" for your kernel
- Refinements Possible:
  - Take into account cache hierarchy
  - Take into account latencies
  - Take into account pipeline design of CPUs
- Usually I stop here at the simple model and try to get to "speed of light" according to Roofline

### Memory Alignment - Interlude

- <u>Usually</u> performance problem may be attributed to bad memory layout
- Ideal is stride-1 access pattern
- NUMA
  - Avoid "foreign memory"
  - Process pinning important
  - Topic for HPC-seminar?

```
[[djukanov@x0793 mystream]$ numactl -H
available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47
node 0 size: 46750 MB
node 0 free: 44717 MB
node 1 cpus: 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63
node 1 size: 48339 MB
node 1 free: 47164 MB
node distances:
node 0 1
0: 10 21
1: 21 10
```







# Profiling

- I want to SIMD my code, where do I start?
  - Profile code
    - Manually using timings
    - Automatically using some tool
      - Instrumentation
        - » Gprof, TAU ...
      - Sampling

» Intel Vtune, perf ...

•••		📄 profile — djukanov@	x0793:~/mystream — ssh ∢ ssh mogon2 — 83×40
Samples: Overhead	48 of ev Command	ent 'cycles:u', Shared Object	Event count (approx.): 20863125 Symbol
47,41%	exl	ex1	[.] main
41,72%	ex1	ex1	[.] vec_add
8,29%	ex1	[unknown]	[k] 0xfffffffb2a00b87
1,37%	ex1	libc-2.28.so	[.] _dl_addr
0,92%	ex1	ld-2.28.so	<pre>[.] _dl_map_object_from_fd</pre>
0,29%	exl	ld-2.28.so	[.]GItunables_init

Samples	: 48 of event 'cycles:u', 4000 Hz, Event count (approx.): 20863125
vec_add	<pre>/gpfs/fs1/home/djukanov/mystream/ex1 [Percent: local period]</pre>
Percent	{
	push %rbp
	mov %rsp, %rbp
	mov %rd1,-0x18(%rbp)
	mov %rs1,-0x20(%rbp)
	mov %rdx,-0x28(%rbp)
	mov %ecx,-0x2c(%rbp)
	int i;
	<pre>for(i=0;i<size;i++)< pre=""></size;i++)<></pre>
	movl \$0x0,-0x4(%rbp)
	↓ jmp 6c
	c[i]=a[i]+b[i];
7,18	1c: mov -0x4(%rbp), %eax
	cltg
	lea 0x0(,%rax,8),%rdx
7,48	mov -0x20(%rbp),%rax
	add %rdx, %rax
26.09	movsd (%rax).%xmm1
	moy -0x4(%rbp).%eax
	cltg
	lea 0x0(.%rax.8).%rdx
6.81	moy = 0x28(\$rbp), $$rax$
0,01	add %rdy.%ray
6.12	moved (%ray). %xmm0
5 44	
5/11	
	lea ()v() ( %ray 8) %rdv
4 92	
1,52	add &rdy fray
25 10	
23,10	moused symmet (sraw)
	for(i=0,i <si>s,i+1)</si>
	addl $\delta 0x1 = 0x4(\$rbp)$
	$\frac{\partial x_i}{\partial x_j} = \frac{\partial x_i}{\partial x_j} + \frac{\partial x_i}{\partial$
_	Cmp -0x2C(stDp), sear



Institut Mainz

#### Perf

- Perf is a profiling tool already installed on most Linux systems
- No need to recompile binary
- May attach to running processes

ang

16.03.23

O profile — djukanov@x0793:~/mystream — ssh < ssh mogon2 — 8	33×40	
#include <stdio.h> #include <stdlib.h< td=""><td></td><td></td></stdlib.h<></stdio.h>		
<pre>double vec_add(double *c,double *a, double *b, int size) {     int i;</pre>		
<pre>for(i=0;i<size;i++) (c[i]="a[i]+b[i];" pre="" {="" }<=""></size;i++)></pre>		
}		
#define N 1000000		
<pre>int main() {     double *a,*b,*c;     int i=0;</pre>		
a=malloc(N*sizeof(double)); b=malloc(N*sizeof(double)); c=malloc(N*sizeof(double));		
// Init		
<pre>for (i=0;i<n;i++) pre="" {<=""></n;i++)></pre>		
a[i]=i; b[i]=2*i;		
}		
vec_add(c,a,b,N);		
<pre>printf("First four entries (%lf,%lf,%lf,%lf) \n",c[0],c[1],c[2</pre>	2],c[3]);	
return 0;		
"ex1.c" 40L, 453C	2,19	Anf

#### gcc -g <source> -o <bin> perf record ./<bin> perf report

•••	■ profile — djukanov@x0793:~/mystream — ssh < ssh mogon2 — 83×40								
Samples: Overhead	48 of ev Command	ent 'cycles:u', Shared Object	Event count (approx.): 20863125 Symbol						
47,41%	ex1	ex1	[.] main						
41,72%	ex1	ex1	[.] vec_add						
8,29%	ex1	[unknown]	[k] 0xfffffffb2a00b87						
1,37%	exl	libc-2.28.so	[.] _dl_addr						
0,92%	ex1	ld-2.28.so	[.] _dl_map_object_from_fd						
0,29%	exl	ld-2.28.so	[.]GItunables_init						



### Perf

- Attach to running process perf top –p <pid>
- Right:
   Sample of Jupyter
   Notebook run
  - HDF5 reading
  - Creating new Dict
  - Moving data around

Samples:	123 of event 'cycles:u',	4000 Hz, Event count (approx.): 10079838 los
Overhead	Shared Object	Symbol
9,87%	libpython2.7.so.1.0	[.] PyDict_New
6,02%	_objects.so	[.] 0x00000000011f17
5,91%	[kernel]	<pre>[k] 0xfffffffb2a00b87</pre>
5,59%	libhdf5-9028dcc4.so.103.0	.0 [.] memcpy@plt
5,23%	libhdf5-9028dcc4.so.103.0	.0 [.] H5SL_search
5,03%	libpython2.7.so.1.0	[.] PyMethod_New
4,94%	utils.so	[.] PyObject_Size@plt
4,65%	libhdf5-9028dcc4.so.103.0	.0 [.] H5FD_read@plt
4,63%	_multiarray_umath.so	[.] PyArray_DescrFromType
4,54%	libc-2.28.so	<pre>[.]memmove_sse2_unaligned_erms</pre>
4,31%	libhdf5-9028dcc4.so.103.0	.0 [.] H5I_get_type
4,31%	libhdf5-9028dcc4.so.103.0	.0 [.] H5open
3,61%	libhdf5-9028dcc4.so.103.0	.0 [.] H50_msg_read@plt
3,51%	libpython2.7.so.1.0	[.] 0x000000000815c0
2,29%	libpython2.7.so.1.0	[.] PyObject_GetAttr
2,16%	libpython2.7.so.1.0	[.] 0x0000000000aae18
2,01%	libhdf5-9028dcc4.so.103.0	.0 [.] H5S_extent_release
1,90%	libhdf5-9028dcc4.so.103.0	.0 [.] H5F_block_read
1,79%	libhdf5-9028dcc4.so.103.0	.0 [.] H5Faccum_read
1,62%	libpthread-2.28.so	[.]libc_read
1,61%	libhdf5-9028dcc4.so.103.0	.0 [.] H5F_get_eoa

nstitut Mainz

 Some kernel thread messing around at 6 % (Omnipath)

#### TAU

Tuning and Analysis Tookit



 Application is instrumented in source code automatically by replacing CC with tau\_cc.sh

CC=tau\_cc.sh -optTauSelectFile=./select.file

• Works with MPI





# **Profiling General**

- Helps you identify HotSpots
- Helps you identify bottlenecks (performance counters)
   Guardian State () Stat

- Be careful:
  - Overhead due to instrumentation or sampling
- Notable alternative



•••				profile –	– djuka	nov@x0	793:~/my	stream	— ssh • ssł	n mogon2	- 129	×63		
[djukanov@x0793 mystrear	n]\$ 1:	ikwid-pe:	fetr -	g FLOE	PS_DF	? ./ex	L							
CPU name: Intel(R) CPU type: Intel S) CPU clock: 2.09 GHz	PU name: Intel(R) Xeon(R) Gold 6130 CPU @ 2.10GHz PU type: Intel Skylake SP processor PU clock: 2.09 GHz													
First four entries (0.00	00000	,3.000000	,6.000	000,9.	.0000	000)								
Group 1: FLOPS_DP														
Ever	nt			Cour	nter	HWT]	nread	0   HWThread		32				
INSTR RETIRED ANY FI CPU CLK UNHALTED CORE FI CPU CLK UNHALTED CORE FI PP ARITH INST RETIRED 128B PACKED DOUBLE FI PP ARITH INST RETIRED SCALAR DOUBLE FI PP ARITH INST RETIRED SCALAR DOUBLE FI PP ARITH INST RETIRED 256B PACKED DOUBLE FI PP ARITH INST RETIRED 256B PACKED DOUBLE FI				C0 3778904 C1 1624687 C2 1083944 C0 1 C1 81281 C2 4 C3 4 C3 4 C3 5 C2 5 C3 5 C2 5 C3 5										
+   Ev	vent			++	Cou	unter	 S	 um	++   Min	 Ma	 x	 Avg		+
+ INSTR_RETI	IRED_A	ANY STAT			FI	XC0	3778	9040	++	37789	040	18894	1520	+
CPU_CLK_UNHA	ALTED_	CORE STA	AT C		FI	XC1 XC2	1624	6872 9444		16246 10839	872 444	8123 5419	3436 9722	
FP_ARITH_INST_RETIRED	128B	PACKED_I	OUBLE	STAT	F	PMC 0	81	0		812	0	406407	0	
FP_ARITH_INST_RETIRED	_256B	_PACKED_I	OUBLE	STAT	F	PMC2	01	0	0	012	0	4004071.	0	
+	_512B	_PACKED_I	JOORLE :			·mc 3			++					+
+	+	+	+		+									
Metric	HWT) +	hread 0	HWThr	ead 32	2   +									
Runtime (RDTSC) [s]		0.0150		0.0150										
Runtime unhalted [S] Clock [MHz]	31:	39.9956		- (										
CPI	į .	0.4299		-										
AVX DP [MFLOP/s]		04.1538		0										
AVX512 DP [MFLOP/s]		0		0	2									
Scalar [MUOPS/S]		54.1538		0										
Vectorization ratio	į	0		-	1									
++++++		Min	+	M.	ax	+	Avg	+						
Runtime (RDTSC) [s] S	STAT	0.03	300	0.01	150	0	0150	+ 	0.0150	Ť				
Runtime unhalted [s] STAT 0.0078		130 00	0	3139	9956	156	0.0039							
CPI STAT 0.4299 0.		0.42	299	0	4299	1 1 5 6	0.2150							
DP [MFLOP/s] STAT 54.1538			0	54	.1538	2	7.0769							
AVX DP [MFLOP/S] STA AVX512 DP [MFLOP/S] STA	AT STAT		0 1		0 1		0		0					
Packed [MUOPS/s] STA	AT		0		0		Ő		Ő					
Scalar [MUOPS/s] STAT 54.1538			0	54	.1538	2	7.0769							
+		+	+		+			+		÷				

# **Profiling Caveats**

- For the experts:
  - Timing code not easy on OutOfOrder execution archs and different Clocks
  - rdtsc: Instruction getting time stamp counters
  - Use serializing muops like cpuid

```
static __inline__ unsigned long long rdtsc(void)
{
    unsigned hi, lo;
    __asm___volatile__ ("rdtsc" : "=a"(lo), "=d"(hi));
    return ( (unsigned long long)lo)|( ((unsigned long long)hi)<<32 );
}</pre>
```

 I haven't seen big differences! Maybe if you want cycle accurate measurements?

#### **Assembler Coding**

- Pros assembler:
  - Control over what is done
  - You can do better than the compiler (most of the time)
    time)
- Cons assembler:
  - Hard to maintain
  - Hard to read

z-Institut Mainz

- Have to take care of everything
- Only use:
  - For best possible perf
  - For small kernels

- Goals:
  - Learn how to code Assembler
  - Write a simple programm squaring a vector
- Notable Omissions:
  - Will not discuss in detail pipelining or latency hiding



- Actually no need to write assembler to use vector units Intrinsics:
  - Look like ordinary function calls working on vector memory, e.g. \_\_m256
  - We do not have to deal with registers
  - Could lead to spilling (or other things)
- We'll do the hard thing



- Example: We want to do
- Everything double
- Vectorize:
   We need to do
- In AVX can load 4 doubles











#### for(i=0;i<num;i++)</pre> • Have different options (NASM, etc.) c[i]=x[i]+y[i]; Do not delete volatile (\ asm "vmovapd %1, %%ymm0\n"\ "vmovapd %2, %%ymm1\n"\ "vaddpd %%ymm0,%%ymm1,%%ymm0\n"\ "vmovapd %%ymm0,%0\n"\ : \ "=m" (c[i\*4]) : \ $(x[i*4]), \$ (v[i\*4])\ "m" : \ "ymm0", "ymm1"); Need 2 AVX Registers YMM0 & YMM1 Need 2 Loads and 1 Store Load operators Need 1 Add on those registers Store operators • Total 4 instructions to add 4+4 doubles Dependency: ٠ Clobber Loads before add Add before store • Store at the end elmholtz-Institut Mainz

What we did is basically loop-unrolling

f	<pre>for(i=0;i<num;i++)< pre=""></num;i++)<></pre>
+	(
	c[i]=x[i]+y[i];
	}

- Compiler could do that in simple cases
- OpenMP Pragmas to tell compilers:
  - No Dependency:#pragma omp simd
- Need a lot of flags to get the above

gcc ex2.c -O3 -march=skylake-avx512 -S

	· PZGIIGI	1 J
. <mark>L5</mark> :		
	vmovupd	(%rdi,%rax), %ymml
	vaddpd	(%rsi,%rax), %ymm1, %ymm0
	vmovupd	<pre>%ymm0, (%rdx,%rax)</pre>
	addq	\$32, %rax
	cmpq	<pre>%rax, %rcx</pre>
	jne	. 5
	movl	<pre>%r8d, %ecx</pre>
	andl	\$-4, %ecx
	movl	<pre>%ecx, %eax</pre>
	cmpl	<pre>%ecx, %r8d</pre>
	je	.L23
	movl	%r8d, %r9d
	subl	<pre>%ecx, %r9d</pre>
	cmpl	\$1, %r9d
	je	.L26
	vzeroupp	ber

Not clear why. Frequency dropped @ AVX512 Note vmovupd vs vmovapd!

- Not using ZMM registers!
- gcc ex2.c -O3 -march=skylake-avx512 -mprefer-vector-width=512 -S

:		
	vmovupd	(%rsi,%rax), %zmml
	vaddpd	(%rdi,%rax), %zmml, %zmm0
	vmovupd	<pre>%zmm0, (%rdx,%rax)</pre>
	addq	\$64, %rax
	cmpq	<pre>%rcx, %rax</pre>
	jne	.15
	movl	<pre>%r8d, %eax</pre>
	andl	§-8, %eax
	movl	<pre>%eax, %ecx</pre>
	cmpl	<pre>%eax, %r8d</pre>
	je	.L23
	movl	%r8d, %r9d
	subl	<pre>%eax, %r9d</pre>
	leal	-1(%r9), %r10d
	cmpl	\$2, %r10d
	jbe	.17



- Aligned Mem Access vmovap(sd) Memory must be aligned at cache line boundary
- Avoids cache line splits



• Not a drastic penalty anymore



• Example with Intraloop dependency

```
double square(int num,double *a, double c) {
    int i;
    for(i=0;i<num;i++)
    {
        c=c+a[i];
    }
    return 0;
}</pre>
```

- Every iteration needs result of the one before
- Add accumulators

```
double square(int num,double *a, double c) {
    int i;
    double c0,c1,c2,c3;
    for(i=0;i<num/4;i++)
    {
        c0=c0+a[i*4];
        c1=c1+a[i*4+1];
        c2=c2+a[i*4+2];
        c3=c3+a[i*4+3];
    }
    return c0+c1+c2+c3;
}</pre>
```

4-Way vectorization final horizontal add



• Lattice QCD Add 2 SU(3) Vectors

#define \_vector\_add(r,s1,s2) \
 (r).c1.re=(s1).c1.re+(s2).c1.re; \
 (r).c1.im=(s1).c1.im+(s2).c1.im; \
 (r).c2.re=(s1).c2.re+(s2).c2.re; \
 (r).c3.re=(s1).c3.re+(s2).c3.re; \
 (r).c3.im=(s1).c3.im+(s2).c3.im



• Lattice QCD Add 2 SU(3) Vectors Intrinsics

vector4double v1,v2; #define \_vector\_add\_qpx(r,s1,s2) \ v1=vec\_lda(0,&((s1).c1.re)); \ v2=vec\_lda(0,&((s2).c1.re)); \ vec\_sta(vec\_add(v1,v2),0,&((r).c1.re)); \ v1=vec\_ld2a(0,&((s1).c3.re)); \ v2=vec\_ld2a(0,&((s2).c3.re)); \ vec\_st2a(vec\_add(v1,v2),0,&((r).c3.re));



• Profile to identify HotSpots





#### Can get complicated

static vector4double perm1={2.000000,2.250000,3.000000,3.250000}; static vector4double perm2={2.500000,2.750000,3.500000,3.750000};

v1=vec\_ld2a(0,&((\*m).u[6])); v2=vec\_lda(0,&((\*m).u[8])); v3=vec\_lda(0,&((\*m).u[12])); v4=vec\_lda(0,&((\*m).u[16])); v5=vec\_lda(0,&((\*m).u[20])); /\* First 4 Components \*/

 v100=vec\_perm(v10,v10,perm0011);
 /\*(u0,u0,u1

 s10=vec\_sldw(s1,s2,2);
 /\*s1.re,s1.il

 s11=vec\_sldw(s2,s1,2);
 /\*s2.re,s2.il

 v12=vec\_perm(v2,v4,perm1);
 /\*(u8,u9,u1

 v13=vec\_perm(v2,v4,perm2);
 /\*(u10,u11)

 v14=vec\_perm(v3,v5,perm1);
 /\*(u12,u13)

 v15=vec\_perm(v3,v5,perm2);
 /\*(u14,u15)

 r10=vec\_xmul(v100,s10);
 r11=vec\_xxnpmadd(s11,vec\_mul((vector4double)(1,1,1,-1),v1),vec\_xmul(v1,s11));

 r12=vec\_xxnpmadd(v12,s3,vec\_xmul(s3,v12));
 r13=vec\_xxnpmadd(v13,s4,vec\_xmul(s4,v13));

 r14=vec\_xxnpmadd(v14,s5,vec\_xmul(s5,v14));
 Bac

 r15=vec xxnpmadd(v15,s6,vec xmul(s6,v15));
 Bac

r100=vec\_add(r10,r11); r101=vec\_add(r12,r13); r102=vec\_add(r14,r15); r110=vec\_add(r100,r101); r111=vec\_add(r110,r102); vec\_sta(r111,0,&((\*r).c1.c1.re)); Further Improvements: Mix Loads and (F)MADs! Order data dependency according to Instruction latency. (See Bagel maybe?) This can only be done in assembly, I guess Not Sure how the compiler orders regs?

/\*(u0,u0,u1,u1) \*/ /\*s1.re, s1.im, s2.re, s2.im\*/ /\*s2.re, s2.im, s1.im, s1.im\*/ /\*(u8,u9,u16,u17)\*/ /\*(u10,u11,u18,u19)\*/ /\*(u12,u13,u20,u21)\*/ /\*(u14,u15,u22,u23)\*/

16.03.23

Bad Version not using Multiply-Add! This was version 3. Changed in v4.



#### Improvements - Version 0.4

- After 4 weeks of tuning
- Using timing programs from devel/dirac subdirectory in DD-HMC
- Local Lattice 16x16x16x16
- Processorgrid 4x2x2x2
- Results in Mflops/process
- Speedup for QPXD in brackets

Routine	-O3 -qstrict	-O3 –qstrict -DQPXD	-02
Qhat	688 (2.08x)	1428	640 (2.23x)
Qhat_blk	865 (2.15x)	1859	691 (2.69x)
Qnohat	562 (2.38x)	1335	499 (2.68x)
Qhat_dble	436 (1.78x)	774	438 (1.77x)
Qhat_blk_dble	576 (1.89x)	1089	566 (1.92x)
Qnohat_dble	403 (1.71x)	690	392 (1.76x)

oltz-Institut Mainz

- Using Prefetch by data cache block touch to preload \_\_\_dcbt
- Set pipeline depth should improve DP code?

www.hi-mainz.de

